IN THE CLAIMS

Please amend the claims as follows.

1. (Currently Amended) A data processor having a clustered architecture comprising:

a branching cluster and a non-branching cluster, each capable of <u>executing instructions</u> and computing branch conditions, said branching cluster operable to perform branch address computations for said branching cluster and said non-branching cluster, the <u>non-branching</u> cluster incapable of performing branch address computations; and

remote conditional branching control circuitry that causes said branching cluster to perform a branch address computation in response to sensing a conditional branch instruction in said non-branching cluster, and that communicates a computed branch condition from said non-branching cluster to said branching cluster.

2. (Original) The data processor as set forth in Claim 1 wherein each of said branching cluster and said non-branching cluster comprises at least one register file.

-2-

PATENT

3. (Original) The data processor as set forth in Claim 1 wherein each of said

branching cluster and said non-branching cluster comprises an instruction execution pipeline

comprising N processing stages, each of said N processing stages capable of performing at least

one of a plurality of execution steps associated with a pending instruction being executed by said

instruction execution pipeline.

4. (Original) The data processor as set forth in Claim 1 wherein said remote

conditional branching control circuitry further causes said branching cluster to perform a next

program counter address computation in response to sensing a conditional branch instruction in

said non-branching cluster.

5. (Original) The data processor as set forth in Claim 4 wherein said remote

conditional branching control circuitry selects one of said computed next program counter

address and said computed branch address in response to said computed branch condition.

6. (Original) The data processor as set forth in Claim 5 wherein said remote

conditional branching control circuitry comprises a multiplexor that is responsive to said

computed branch condition.

-3-

Patent

7. (Original) The data processor as set forth in Claim 1 wherein said data

processor issues a shadow conditional branch instruction in said branching cluster to perform

said branch address computation in response to sensing said conditional branch instruction in

said non-branching cluster.

8. (Currently Amended) For use in a data processor comprising at least a

branching cluster and a non-branching cluster, each capable of executing instructions and

computing branch conditions, said branching cluster operable to perform branch address

computations for said branching cluster and said non-branching cluster, a method of operating

said data processor comprising the steps of:

computing a branch address in the branching cluster in response to sensing a conditional

branch instruction in said non-branching cluster, the non-branching cluster incapable of

performing branch address computations; and

communicating a branch condition computed by said non-branching cluster from said

non-branching cluster to said branching cluster.

9. (Original) The method of operating said data processor as set forth in Claim 8

further comprising the step of computing said branch condition in said non-branching cluster.

10. (Original) The method of operating said data processor as set forth in Claim 9

further comprising the step of computing a next program counter address.

-4-

PATENT

11. (Original) The method of operating said data processor as set forth in

Claim 10 further comprising the step of selecting one of said computed next program counter

address and said computed branch address in response to said computed branch condition.

12. (Original) The method of operating said data processor as set forth in Claim 8

wherein each of said branching cluster and said non-branching cluster comprises an instruction

execution pipeline comprising N processing stages, said method further comprising the step of

performing in each of said N processing stages at least one of a plurality of execution steps

associated with a pending instruction being executed by said instruction execution pipeline.

13. (Original) The method of operating said data processor as set forth in Claim 8

further comprising the step of issuing a shadow conditional branch instruction in said branching

cluster to perform said branch address computation in response to sensing said conditional

branch instruction in said non-branching cluster.

-5-

14. (Currently Amended) A processing system comprising:

a data processor having a clustered architecture;

a memory associated with said data processor;

a plurality of peripheral circuits associated with said data processor for performing selected functions in association with said data processor;

wherein said data processor comprises:

at least a branching cluster and a non-branching cluster that are <u>each</u> capable of <u>executing instructions and</u> computing branch conditions, said branching cluster operable to perform branch address computations for said at least said branching cluster and said non-branching cluster, the non-branching cluster incapable of performing branch address computations; and

remote conditional branching control circuitry that causes said branching cluster to perform a branch address computation in response to sensing a conditional branch instruction in said non-branching cluster, and that communicates a computed branch condition from said non-branching cluster to said branching cluster.

15. (Original) The processing system as set forth in Claim 14 wherein each of said branching cluster and said non-branching cluster comprises at least one register file.

PATENT

16. (Original) The processing system as set forth in Claim 14 wherein each of

said at least said branching cluster and said non-branching cluster comprises an instruction

execution pipeline comprising N processing stages, each of said N processing stages capable of

performing at least one of a plurality of execution steps associated with a pending instruction

being executed by said instruction execution pipeline.

17. (Original) The processing system as set forth in Claim 14 wherein said

remote conditional branching control circuitry further causes said branching cluster to perform a

next program counter address computation in response to sensing a conditional branch

instruction in said non-branching cluster.

18. (Original) The processing system as set forth in Claim 17 wherein said

remote conditional branching control circuitry selects one of said computed next program

counter address and said computed branch address in response to said computed branch

condition.

19. (Original) The processing system as set forth in Claim 18 wherein said

remote conditional branching control circuitry comprises a multiplexor having an input channel

associated with said non-branching cluster, said multiplexor responsive to said computed branch

condition.

-7-

The processing system as set forth in Claim 14 wherein said data 20. (Original) processor issues a shadow conditional branch instruction in said branching cluster to perform said branch address computation in response to sensing said conditional branch instruction in said non-branching cluster.